

1Mb ~ 16Mb SPI MRAM

S3A1004V0M S3A1004R0M

S3A2004V0M S3A2004R0M

 S3A4004R0M S3A4004V0M

S3A8004V0M S3A8004R0M

S3A1604V0M S3A1604R0M

Single/ Dual/ Quad IO SPI MRAM 3.3V/1.8V

Revision 0.1

NETSOL RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of NETSOL. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or otherwise.

For updates or additional information about Netsol products, please contact to netsol@netsol.co.kr



Revision History

Rev. No. History Draft Date Remark

0.1 Initial Release May 2022 Preliminary



Table of Contents

| Feature | 8 |
|---|----|
| Performance | 8 |
| General Description | 9 |
| Package Pin Configuration | 10 |
| Pin Description | 10 |
| Power On/Off Sequence (3.3V) | 11 |
| Power On/Off Sequence (1.8V) | 12 |
| Memory Organization | 13 |
| Table 4 : Memory Map | 13 |
| Table 5 :Augmented 256-Byte Area Map | 13 |
| Table 6 :Register Address Map | 13 |
| Instruction Command Set | 14 |
| Table 7 : Control Instruction Set | 14 |
| Table 8 : Read Register Instruction Set | 14 |
| Table 9 : Write Register Instruction Set | 15 |
| Table 10 : Read Memory Array Instruction Set | 15 |
| Table 11 : Write Memory Array Instruction Set | 16 |
| Table 12 : 256-Byte Augmented Area Instruction Set | 16 |
| Register Description | 17 |
| Table 13 : Status Register Data Protection | 17 |
| Table 14 : Write Protection Mode | 18 |
| Table 15 : Top Block Protection Address Range Selection | 18 |
| Table 16 : Augmented 256-Byte Area Protection Register - Read and Write | 19 |
| Table 17 : Configuration Register 1 - Read and Write | 19 |
| Table 18 : Configuration Register 2 - Read and Write | 20 |
| Table 19 : Read Latency cycles vs. Maximum Frequency (Memory Area) | 21 |
| Table 20 : Read Latency cycles vs. Maximum Frequency (Augmented 256-Byte Area) | 21 |
| Table 21 : Latency cycles vs. Maximum Frequency (Read Any Register Instruction) | 21 |



| Table 22 : Configuration Register 3 - Read and Write | 22 |
|--|----|
| Table 23 : Configuration Register 4 - Read and Write | 23 |
| Table 24 : Device Identification Register - Read Only | 24 |
| Table 25 : Serial Number Register - Read and Write | 24 |
| Table 26 : Unique ID Register - Read Only | 24 |
| Device Operation | 25 |
| General Operation | 25 |
| Figure 5 : SPI Clock Modes | 25 |
| SPI Interface Modes | 26 |
| Table 27 : Pin Assignment / Interface Modes | 26 |
| Figure 6 : Location of MSB and LSB | 27 |
| Figure 7 : MSB and LSB in DSPI and QDPI | 27 |
| Figure 8 : Description of SDR Instruction Type | 28 |
| Figure 9 : Description of DDR Instruction Type | 28 |
| Figure 10 : Description of Command Followed by Address (SSIP Mode) | 29 |
| Figure 11 : Description of Read Operation (SSIP Mode) | 29 |
| Figure 12 : Description of Write Operation (SSIP Mode) | 30 |
| Figure 13 : Description of Read Operation with XIP (SSIP Mode) | 30 |
| Figure 14 : Description of Continuing Read Operation (SSIP Mode) | 31 |
| Figure 15 : Description of Continuing Write Operation (SSIP Mode) | 31 |
| Figure 16 : Entering Deep Power Down Mode (SSIP Mode) | 32 |
| Figure 17 : Exit Deep Power Down Mode by $\overline{\text{CS}}$ | 32 |
| Figure 18 : Exit Deep Power Down Mode by SPI Command | 33 |
| Figure 19 : Software Reset Timing | 33 |
| Figure 20 : JEDEC Reset Operation Timing | 34 |
| Table 28 : JEDEC Reset Operation & Timing : 3.3V Device | 34 |
| Table 29 : JEDEC Reset Operation & Timing : 1.8V Device | 34 |
| | |



| Electrical Specification | 35 |
|--|----|
| Table 30 Absolute Maximum Ratings | 35 |
| Table 31 : Endurance and Retention | 35 |
| Table 32 : Recommended Operating Conditions | 36 |
| Table 23 : Pin Capacitance | 36 |
| Table 34 : AC Test Conditions | 36 |
| Table 35 : DC Characteristics : 3.3V Device | 37 |
| Table 36 : DC Characteristics : 1.8V Device | 38 |
| Figure 21 : Synchronous Input Timing (SDR/DDR) | 39 |
| Figure 22 : Synchronous Data Output Timing (SDR/DDR) | 39 |
| Figure 23 : WP Operating Timing | 39 |
| Figure 24 : CS High Timing | 40 |
| Table 37 : Chip Deselect Time After Write Instruction : SDR=108MHz/DDR=54MHz | 40 |
| Table 38 : Chip Deselect Time After Write Instruction : SDR=54MHz/DDR=27MHz | 40 |
| Table 39 : Chip Deselect Time After Register/Augmented 256-Byte Area Write Instruction | 40 |
| Table 40 : AC Timing Parameter | 41 |
| Table 41 : Thermal Resistance | 42 |
| Timing Description Instruction Sets | 43 |
| Figure 25 : Timing Description of 1-0-0 Instruction Type | 43 |
| Figure 26 : Timing Description of 1-0-1 Instruction Type (Read) | 43 |
| Figure 27: Timing Description of 1-0-1 Instruction Type (Write) | 43 |
| Figure 28 : Timing Description of 1-1-1 Instruction Type (Read without XIP) | 44 |
| Figure 29: Timing Description of 1-1-1 Instruction Type (Write) | 44 |
| Figure 30 : Timing Description of 1-1-1 Augmented 256-Byte Area (Read) | 45 |
| Figure 31 : Timing Description of 1-1-1 Augmented 256-Byte Area (Write) | 45 |
| Figure 32 : Timing Description of 1-1-1 Any Register Instruction Type (Read) | 46 |
| Figure 33: Timing Description of 1-1-1 Any Register Instruction Type (Write) | 46 |
| Figure 34 : Timing Description of 1-1-1 Instruction Type (Read with XIP) | 47 |
| | |



| Figure 35 : Timing Description of 1-1-1 Instruction Type (Write with XIP) | 47 |
|---|----|
| Figure 36 : Timing Description of 1-1-2 Instruction Type (Read with XIP) | 48 |
| Figure 37 : Timing Description of 1-1-2 Instruction Type (Write with XIP) | 48 |
| Figure 38 : Timing Description of 1-2-2 Instruction Type (Read with XIP) | 49 |
| Figure 39 : Timing Description of 1-2-2 Instruction Type (Write with XIP) | 49 |
| Figure 40 : Timing Description of 1-1-4 Instruction Type (Read with XIP) | 50 |
| Figure 41 : Timing Description of 1-1-4 Instruction Type (Write with XIP) | 50 |
| Figure 42 : Timing Description of 1-4-4 Instruction Type (Read with XIP) | 51 |
| Figure 43: Timing Description of 1-4-4 Instruction Type (Write with XIP) | 51 |
| Figure 44 : Timing Description of 1-1-1 DDR Instruction Type (Read with XIP) | 52 |
| Figure 45 : Timing Description of 1-1-1 DDR Instruction Type (Write with XIP) | 52 |
| Figure 46 : Timing Description of 1-1-2 DDR Instruction Type (Read with XIP) | 53 |
| Figure 47: Timing Description of 1-1-2 DDR Instruction Type (Write with XIP) | 53 |
| Figure 48 : Timing Description of 1-2-2 DDR Instruction Type (Read with XIP) | 54 |
| Figure 49 : Timing Description of 1-2-2 DDR Instruction Type (Write with XIP) | 54 |
| Figure 50 : Timing Description of 1-1-4 DDR Instruction Type (Read with XIP) | 55 |
| Figure 51 : Timing Description of 1-1-4 DDR Instruction Type (Write with XIP) | 55 |
| Figure 52 : Timing Description of 1-4-4 DDR Instruction Type (Read with XIP) | 56 |
| Figure 53: Timing Description of 1-4-4 DDR Instruction Type (Write with XIP) | 56 |
| Figure 54: Timing Description of 2-0-0 Instruction Type | 57 |
| Figure 55 : Timing Description of 2-0-2 Instruction Type (Read) | 57 |
| Figure 56: Timing Description of 2-0-2 Instruction Type (Write) | 57 |
| Figure 57: Timing Description of 2-2-2 Any Register Instruction Type (Read) | 58 |
| Figure 58 : Timing Description of 2-2-2 Any Register Instruction Type (Write) | 58 |
| Figure 59 : Timing Description of 2-2-2 Instruction Type (Read with XIP) | 59 |
| Figure 60 : Timing Description of 2-2-2 Instruction Type (Write with XIP) | 59 |
| Figure 61 : Timing Description of 2-2-2 DDR Instruction Type (Read with XIP) | 60 |
| Figure 62 : Timing Description of 2-2-2 DDR Instruction Type (Write with XIP) | 60 |



| Figure 63: Timing Description of 4-0-0 Instruction Type | 61 |
|---|----|
| Figure 64: Timing Description of 4-0-4 Instruction Type (Read) | 61 |
| Figure 65 : Timing Description of 4-0-4 Instruction Type (Write) | 62 |
| Figure 66 : Timing Description of 4-4-4 Any Register Instruction Type (Read) | 63 |
| Figure 67: Timing Description of 4-4-4 Any Register Instruction Type (Write) | 63 |
| Figure 68 : Timing Description of 4-4-4 Instruction Type (Read with XIP) | 64 |
| Figure 69 : Timing Description of 4-4-4 Instruction Type (Write with XIP) | 64 |
| Figure 70 : Timing Description of 4-4-4 DDR Instruction Type (Read with XIP) | 65 |
| Figure 71 : Timing Description of 4-4-4 DDR Instruction Type (Write with XIP) | 65 |
| Part Numbering System | 66 |
| Ordering Part Number | 67 |
| Table 42 : Ordering Part Numbers : 3.3V Device | 67 |
| Table 43 : Ordering Part Numbers : 1.8V Device | 67 |
| Package Dimension | 68 |
| 8-Contact WSON 6x5mm | 68 |
| 8-Pin SOIC (150mil) | 69 |



Feature

- Supports Serial Peripheral Interface with Mode 0 and Mode 3
 - Single SPI (1-1-1, 1-1-2, 1-2-2, 1-1-4, 1-4-4)
 - Dual SPI (2-2-2)
 - Quad SPI (4-4-4)
- Operating Frequency
 - Single Data Rates (SDR): 108MHz
 - Double Data Rates (DDR): 54MHz
- Supports XIP for read and write operations
- Fast write time and single byte writable
- Data protection
 - WP pin write protection
 - Block lock protection
- Nonvolatile status and configuration registers
- Identification
 - 64-bit unique ID
 - 64-bit serial number user writable
- Augmented 256-byte nonvolatile-area
 - Read and write with user-protection
- Deep power down for low-power
- Supports JEDEC reset

- Memory cell : STT-MRAM
- Density
 - 16Mb, 8Mb, 4Mb, 2Mb and 1Mb
- Data Integrity : No external ECC required
- Data Endurance
 - Unlimited read cycle
 - 10¹⁴ write cycles
- Data Retention
 - 10 years at 85°C
- Single Power Supply Operation
 - S3Axx04V0M: 2.70V~3.60V
 - S3Axx04R0M: 1.71V~1.98V
- Operating Temperature Range
 - Commercial Temperature : 0°C to 70°C
 - Industrial Temperature : -40°C to 85°C
- RoHS compliant packages
 - 8pad WSON (5.0mm x 6.0mm)
 - 8pin SOIC (150mil)

Performance

| Operation | Typical | Heita | |
|--|------------------|------------------|-------|
| Operation | 1.8V(S3Axx04R0M) | 3.3V(S3Axx04V0M) | Units |
| Frequency(SDR) | 108 (Max.) | | MHz |
| Frequency(DDR) | 54 (M | MHz | |
| Standby Current | 280 | 330 | μΑ |
| Deep Power Down Current | 25 | 80 | μA |
| Active Read Current (4-4-4) SDR @108MHz | 8 | 11 | mA |
| Active Write Current (4-4-4) SDR @108MHz | 21 | 24 | mA |



General Description

The device is a Spin-Transfer-Torque Magneto-resistive Random Access Memory (STT-MRAM). It features a SPI bus interface, XIP(execute-in-place) functionality, and hardware/software based data protection mechanisms. SPI (Serial Peripheral Interface) is a synchronous serial communication interface with command, address and data signals.

It requires less pin counts than parallel interface and is easy to be configured on the system. The device is offered in density ranging from 1Mbit to 16Mbit. The device can replace Flash, FRAM or (nv)SRAM with same functionality and non-volatility.

The device provides various SPI modes to allow options for bandwidth expansion.

SSPI (Single SPI) modes has single(1) pin for command signals. And user can select an option for how many pin to be allocated to address and data signals among 1 pin, 2 pins or 4 pins.

DSPI (Dual SPI) modes provides dual(2) pins for command, address and data signals.

QSPI (Quad SPI) modes provides Qual(4) pins for command, address and data signals.

The device has nonvolatile register bits – status register, configuration register, serial number register, augumented 256 bytes and protection register for augument bytes. These register bits are required to be set at least once on power-up after high temperature solder reflow process.

The device is available in small footprint 8-pad WSON and 8-pin SOIC packages. These packages are compatible with similar low-power volatile and non-volatile products.

The device is offered with Commercial (0°C to 70°C) and industrial (-40°C to 85°C) operating temperature range.





Figure 1: Functional Block Diagram



Package Pin Configuration

Figure 2 : Pinout



Pin Description

Table 1: Pin Description

| Pin | Туре | Description | |
|-----------|--------------------------|---|--|
| <u>CS</u> | Input | Chip Select: When \overline{CS} is driven Low, read or write operation are initiated. When \overline{CS} is driven High, the device enters standby mode, and all other input pins are ignored and the output pins are tri-stated. \overline{CS} should be High at power-up to prevent abnormal write operation. This pin does not have internal pullup resistor. | |
| CLK | Input | Clock: In SDR(single data rate) mode, command, address and data inputs are latched on the rising edge of the clock. Data is output on the falling edge of the clock. In DDR(double data rate) mode command is latched on the rising edge of the clock and address and data inputs are latched on the rising and falling edges of the clock. Similarly, Data is output on both edges of the clock. The two SPI clock modes are supported as follows. • SPI Mode 0: SDR and DDR • SPI Mode 3: SDR only | |
| WP/IO[2] | Input /Bidirectional | Write Protect (SSPI/DSPI): Write protects the status register in conjunction with the WREN bit (SR[1]) of the status register. The writing of status register is protected is related with WP and WPEN. See "Table 14: Write Protection Modes". This pin does not have internal pullups, it cannot be left floating and must be drived WP is valid in Single SPI and Dual SPI mode. IO[2]: The bidirectional I/O in Quad SPI mode. | |
| IO[3] | Bidirectional | IO[3]: The bidirectional I/O in Quad SPI modes. | |
| SI/IO[0] | Input /Bidirectional | SI: The serial input in Single SPI mode. IO[0]: The bidirectional I/O in Dual and Quad SPI modes | |
| SO/IO[1] | Output /Bidirectional | SO: The serial data output in Single SPI mode. IO[1]: The bidirectional in Dual and Quad SPI modes. | |
| Vcc | Supply | Power pin | |
| Vss | Supply | Ground pin | |



Power On/Off Sequence: 3.3V Device

- When power-up, power-down or power-loss, $\overline{\text{CS}}$ must follow Vcc to provide data protection.
- It is recommended that $\overline{\text{CS}}$ must follow Vcc when Vcc is below Vcc(minumum) and during t_{PII} .
- A 10KΩ pull-up resistor between Vcc and CS pin is recommended.
- Normal operation must start after t_{PII}.

Figure 3: Power-up/down Behavior: 3.3V Device




Table 2: Power Up/Down Timing - 3.3V Device

| Parameter | Symbol | Min | Max | Units |
|---|---------------------------------|-----|-----|-------|
| Vcc Range | Vcc | 2.7 | 3.6 | V |
| Vcc rising time | t _{PR} (1) | 30 | - | μs/V |
| Vcc falling time | t _{PF} ⁽¹⁾ | 30 | - | μs/V |
| Vcc(min) to $\overline{\text{CS}}$ Low (first instruction) time | t _{PU} ⁽¹⁾ | 2.0 | - | ms |
| Vcc needed to below Vpwd for ensuring initialization will occur | V _{PWD} ⁽¹⁾ | - | 1.6 | V |

Notes:

1: These parameters are guaranteed by characterization; not tested in production.



Power On/Off Sequence: 1.8V Device

- When power-up, power-down or power-loss, $\overline{\text{CS}}$ must follow Vcc to provide data protection.
- It is recommended that $\overline{\text{CS}}$ must follow Vcc when Vcc is below Vcc(minumum) and during t_{PII} .
- A 10KΩ pull-up resistor between Vcc and CS pin is recommended.
- Software reset operation is required after t_{PII}.
- Normal operation must start after t_{SRST}.

Figure 4: Power-up/down Behavior: 1.8V Device




Table 3: Power Up/Down Timing - 1.8V Device

| Parameter | Symbol | Min | Max | Units |
|---|----------------------------------|------|------|-------|
| Vcc Range | Vcc | 1.71 | 1.98 | V |
| Vcc rising time | t _{PR} (1) | 30 | - | μs/V |
| Vcc falling time | t _{PF} ⁽¹⁾ | 30 | - | μs/V |
| Vcc(min) to $\overline{\text{CS}}$ Low (first instruction) time | t _{PU} ⁽¹⁾ | 2.0 | - | ms |
| Vcc needed to below Vpwd for ensuring initialization will occur | V _{PWD} ⁽¹⁾ | - | 0.8 | V |
| Software Reset Time | t _{SRST} ⁽¹⁾ | 2.0 | - | ms |

Notes:

1: These parameters are guaranteed by characterization; not tested in production.



Memory Organization

Memory Map

Table 4: Memory Map

| Density | Address Range | 24-bit Address [23:0] | |
|---------|-------------------|-----------------------|----------------------|
| 1Mb | 000000h – 01FFFFh | [23:17] – Logic '0' | [16:0] – Addressable |
| 2Mb | 000000h – 03FFFFh | [23:18] – Logic '0' | [17:0] – Addressable |
| 4Mb | 000000h – 07FFFFh | [23:19] – Logic '0' | [18:0] – Addressable |
| 8Mb | 000000h – 0FFFFh | [23:20] – Logic '0' | [19:0] – Addressable |
| 16Mb | 000000h – 1FFFFFh | [23:21] – Logic '0' | [20:0] – Addressable |

Augmented 256-Byte Area Map

Table 5: Augmented 256-Byte Area Map

| Density | Address Range | 24-bit Address [23:0] | |
|----------|--------------------------------|-----------------------|---------------------|
| 1Mb~16Mb | 000000h – 0000FFh ¹ | [23:8] – Logic '0' | [7:0] - Addressable |

Notes:

Register Address Map

The device provides the register read/write instructions to read and write data of each register. In addition, the device provides the register read and/or write function based on addresses by RDAR(65h) and WRAR(71h) commands.

Table 6: Register Address

| Register Name | Address |
|--------------------------------|-----------|
| Status Register | 0x000000h |
| Configuration Register 1 | 0x000002h |
| Configuration Register 2 | 0x000003h |
| Configuration Register 3 | 0x000004h |
| Configuration Register 4 | 0x000005h |
| Device Identification Register | 0x000030h |
| Unique Identification Register | 0x000040h |
| Serial Number Register | 0x000080h |

Notes

1: Register address space is different from the memory array and augmented 256-byte area.

^{1:} The 256-byte augmented area is divided into 8 individually readable and writeable sections (32 bytes per section). After an individual section is written, it can be write protected for each section to prevent further writing.



Instruction Command Set

Table 7: Control Instruction Set

| Instruction Name | Command | Opcode (Hex) | Interface Type (CMD-ADDR-Data) | XIP | Data Rate | Data Bytes | Latency Cycles | Max. Frequency |
|-----------------------|---------|-----------------|-----------------------------------|-----|--------------|---------------|-------------------|-------------------|
| No operation | NOOP | 00 | 1-0-0, 2-0-0, 4-0-0 | | SDR | | | 108MHz |
| Write Enable | WREN | 06 | 1-0-0, 2-0-0, 4-0-0 | | SDR | | | 108MHz |
| Write Disable | WRDI | 04 | 1-0-0, 2-0-0, 4-0-0 | | SDR | | | 108MHz |
| Enable DSPI | DPIE | 37 | 1-0-0, 4-0-0 | | SDR | | | 108MHz |
| Enable QSPI | QPIE | 38 | 1-0-0, 2-0-0 | | SDR | | | 108MHz |
| Enable SSPI | SPIE | FF | 2-0-0, 4-0-0 | | SDR | | | 108MHz |
| Enter Deep Power Down | DPDE | В9 | 1-0-0, 2-0-0, 4-0-0 | | SDR | | | 108MHz |
| Exit Deep Power Down | DPDX | AB | 1-0-0, 2-0-0, 4-0-0 | | SDR | | | 108MHz |
| Software Reset Enable | SRTE | 66 | 1-0-0, 2-0-0, 4-0-0 | | SDR | | | 108MHz |
| Software Reset* | SRST | 99 | 1-0-0, 2-0-0, 4-0-0 | | SDR | | | 108MHz |

Notes:

- 1: Software Reset (SRST) requires Software Reset Enable (SRTE) implemented in advance.
- 2: SSPI mode is enabled after power-on, software reset or JEDEC reset.

Table 8: Read Register Instruction Set

| Instruction Name | Command | Opcode (Hex) | Interface Type (CMD-ADDR-Data) | XIP | Data Rate | Data Bytes | Latency Cycles | Max. Frequency |
|--|---------|-----------------|-----------------------------------|-----|--------------|---------------|-------------------|-------------------|
| Read Status Register | RDSR | 05 | 1-0-1, 2-0-2, 4-0-4 | | SDR | 1 | | 108MHz |
| Read Configuration Register 1 | RDC1 | 35 | 1-0-1, 2-0-2, 4-0-4 | | SDR | 1 | | 108MHz |
| Read Configuration Register 2 | RDC2 | 3F | 1-0-1, 2-0-2, 4-0-4 | | SDR | 1 | | 108MHz |
| Read Configuration Register 3 | RDC3 | 44 | 1-0-1, 2-0-2, 4-0-4 | | SDR | 1 | | 108MHz |
| Read Configuration Register 4 | RDC4 | 45 | 1-0-1, 2-0-2, 4-0-4 | | SDR | 1 | | 108MHz |
| Read Configuration Register 1, 2, 3, 4 | RDCX | 46 | 1-0-1, 2-0-2, 4-0-4 | | SDR | 4 | | 108MHz |
| Read Device ID | RDID | 9F | 1-0-1, 2-0-2, 4-0-4 | | SDR | 4 | | 108MHz |
| Read Unique ID | RUID | 4C | 1-0-1, 2-0-2, 4-0-4 | | SDR | 8 | | 54MHz |
| Read Serial Number Register | RDSN | C3 | 1-0-1, 2-0-2, 4-0-4 | | SDR | 8 | | 108MHz |
| Read Augmented 256-byte Protection Register | RDAP | 14 | 1-0-1, 2-0-2, 4-0-4 | | SDR | 1 | | 108MHz |
| Read Any Register - Address Based | RDAR | 65 | 1-1-1, 2-2-2, 4-4-4 | | SDR | 1~8 | 0 | 108MHz |

Notes:

1. Registers do not wrap data during reads. Reading beyond the specified number of bytes will yield indeterminate data.



| Table 9: | Write | Register | Instruction | Set |
|----------|-------|----------|-------------|-----|
|----------|-------|----------|-------------|-----|

| Instruction Name | Command | Opcode (Hex) | Interface Type (CMD-ADDR-Data) | XIP | Data Rate | Data Bytes | Latency Cycles | Max. Frequency |
|--|---------|-----------------|-----------------------------------|-----|--------------|---------------|-------------------|-------------------|
| Write Status Register | WRSR | 01 | 1-0-1, 2-0-2, 4-0-4 | | SDR | | | 108MHz |
| Write Configuration Registers 1, 2, 3, 4 | WRCX | 87 | 1-0-1, 2-0-2, 4-0-4 | | SDR | | | 108MHz |
| Write Serial Number Register | WRSN | C2 | 1-0-1, 2-0-2, 4-0-4 | | SDR | | | 108MHz |
| Write Augmented Array Protection Register | WRAP | 1A | 1-0-1, 2-0-2, 4-0-4 | | SDR | | | 108MHz |
| Write Any Register - Address Based | WRAR | 71 | 1-1-1, 2-2-2, 4-4-4 | | SDR | | | 108MHz |

Notes:

- 1. Write Enable (WREN) should be implemented in advance of Write Register Instruction set regardless of CR4[1:0] setting.
- 2. The WREN prerequisite for write operation of memory array and augmented 256-byte area is decribed in Configuration Register 4.

Table 10: Read Memory Array Instruction Set

| Instruction Name | Command | Opcode (Hex) | Interface Type (CMD-ADDR-Data) | XIP | Data Rate | Data Bytes | Latency Cycles | Max. Frequency |
|--|---------|-----------------|-----------------------------------|-----|--------------|---------------|-------------------|-------------------|
| Read Memory Array - SDR | READ | 03 | 1-1-1 | | SDR | 0→∞ | | 54MHz |
| Fast Read Memory Array - SDR | RDFT | 0B | 1-1-1, 2-2-2, 4-4-4 | 0 | SDR | 0→∞ | 0 | 108MHz |
| Fast Read Memory Array - DDR | DRFR | 0D | 1-1-1, 2-2-2, 4-4-4 | 0 | DDR | 0→∞ | 0 | 54MHz |
| Read Dual Output Memory Array - SDR | RDDO | 3B | 1-1-2 | 0 | SDR | 0→∞ | 0 | 108MHz |
| Read Dual Output Memory Array - DDR | DRDO | 3D | 1-1-2 | 0 | DDR | 0→∞ | 0 | 54MHz |
| Read Quad Output Memory Array - SDR | RDQO | 6B | 1-1-4 | 0 | SDR | 0→∞ | 0 | 108MHz |
| Read Quad Output Memory Array – DDR | DRQO | 6D | 1-1-4 | 0 | DDR | 0→∞ | 0 | 54MHz |
| Read Dual I/O Memory Read - SDR | RDDI | ВВ | 1-2-2 | 0 | SDR | 0→∞ | 0 | 108MHz |
| Read Dual I/O Memory Read - DDR | DRDI | BD | 1-2-2 | 0 | DDR | 0→∞ | 0 | 54MHz |
| Read Quad I/O Memory Read - SDR | RDQI | EB | 1-4-4 | 0 | SDR | 0→∞ | 0 | 108MHz |
| Read Quad I/O Memory Read - DDR | DRQI | ED | 1-4-4 | 0 | DDR | 0→∞ | 0 | 54MHz |

Notes:

- 1: Read Instruction must include Latency cycles to meet operating frequency.
- 2: Latency is configurable through Configuration Register 2 (CR2[3:0]) and frequency dependent. Required latency is described in Configuration Register 2.



Table 11: Write Memory Array Instruction Set

| Instruction Name | Command | Opcode (Hex) | Interface Type (CMD-ADDR-Data) | XIP | Data Rate | Data Bytes | Latency Cycles | Max. Frequency |
|--|---------|-----------------|-----------------------------------|-----|--------------|---------------|-------------------|-------------------|
| Write Memory Array - SDR | WRTE | 02 | 1-1-1 | | SDR | 0→∞ | | 108MHz |
| Fast Write Memory Array - SDR | WRFT | DA | 1-1-1, 2-2-2, 4-4-4 | 0 | SDR | 0→∞ | | 108MHz |
| Fast Write Memory Array - DDR | DRFW | DE | 1-1-1, 2-2-2, 4-4-4 | 0 | DDR | 0→∞ | | 54MHz |
| Write Dual Input Memory Array - SDR | WDUI | A2 | 1-1-2 | 0 | SDR | 0→∞ | | 108MHz |
| Write Dual Input Memory Array – DDR | DWUI | A4 | 1-1-2 | 0 | DDR | 0→∞ | | 54MHz |
| Write Quad Input Memory Array - SDR | WQDI | 32 | 1-1-4 | 0 | SDR | 0→∞ | | 108MHz |
| Write Quad Input Memory Array - DDR | DWQI | 31 | 1-1-4 | 0 | DDR | 0→∞ | | 54MHz |
| Write Dual I/O Memory Array - SDR | WDIO | A1 | 1-2-2 | 0 | SDR | 0→∞ | | 108MHz |
| Write Dual I/O Memory Array - DDR | DWIO | А3 | 1-2-2 | 0 | DDR | 0→∞ | | 54MHz |
| Write Quad I/O Memory Array - SDR | WQIO | D2 | 1-4-4 | 0 | SDR | 0→∞ | | 108MHz |
| Write Quad I/O Memory Array - DDR | DWQO | D1 | 1-4-4 | 0 | DDR | 0→∞ | | 54MHz |

Notes:

Table 12: 256-Byte Augmented Area Instruction Set

| Instruction Name | Command | Opcode (Hex) | Interface Type (CMD-ADDR-Data) | XIP | Data Rate | Data Bytes | Latency Cycles | Max. Frequency |
|--|---------|-----------------|-----------------------------------|-----|--------------|-----------------------|-------------------|-------------------|
| Read Augmented 256-Byte Area - SDR | RDAS | 4B | 1-1-1 | | SDR | 0 → 256 | 0 | 108MHz |
| Write Augmented 256-Byte Area - SDR | WRAS | 42 | 1-1-1 | | SDR | 0→ 256 | | 108MHz |

Notes:

- 1: The address bits ADDR[23:8] must be Logic '0' for this Instruction.
- 1: Write Enable (WREN) for array writing is configurable (Configuration Register 4 CR4[1:0])

^{1:} Write Enable (WREN) for array writing is configurable (Configuration Register 4 – CR4[1:0])



Register Description

Status Register / Device Protection Register

The device offers both hardware and software based data protection schemes. Hardware protection is through $\overline{\text{WP}}$ pin. Software protection is controlled by configuration bits in the Status register. Both schemes inhibit writing to the registers and memory array. Status Register contains options for enabling/disabling data protection. By controlling configuration bits in Status Register, use can protect data in memory array based on software protection schemes.

Table 13: Status Register-Data Protection

| Bits | Name | Read/ Write | Default State | Description |
|-------|-------|----------------|------------------|---|
| SR[7] | WPEN | R/W | - | Hardware Based WP Protect Bit 1: Protection Enabled – write protects when WP is Low 0: Protection Disabled – Doesn't write protect when WP is Low |
| SR[6] | SNPEN | R/W | 1 | Serial Number Protect Bit 1: Serial Number Write protected 0: Serial Number Writable |
| SR[5] | ТВ | R/W | 1 | Top/Bottom Memory Array Protect Selection 1: Bottom Protection Enabled (Lower Address Range) 0: Top Protection Enabled (Higher Address Range) |
| SR[4] | BP[2] | R/W | - | |
| SR[3] | BP[1] | R/W | • | Block Protection Bits |
| SR[2] | BP[0] | R/W | - | |
| SR[1] | WREN | R | 0 | Write Protection Enable 1: Write Operation Protection Disabled 0: Write Operation Protection Enabled |
| SR[0] | BUSY | R | 0 | Operation in Progress 1 : Executing Write Array operation or Remaining DPD state. 0 : None Write Array operation and DPD state |

Write Protection Modes

WPEN bit (SR[7]) is used in conjunction with the WREN bit (SR[1]) and the \overline{WP} pin to provide hardware block protection. SR[7:2] will remain set from the nonvolatile registers whenever the power is on. The WREN bit is volatile and set "1" by the Write Enable command. It is set to "0" at power up. The device enters hardware protection when the \overline{WP} input is low and the Status Register WPEN bit is set to 1, and the status and configuration register bits can not be changed. The device exits from hardware protection when the \overline{WP} pin goes high or WPEN bit is set to 0, and the register bits can be changed.



| Table 14 | 1 · Write | Protection | Modes |
|-----------|------------|-------------------|-------|
| I able I- | 7 . VVIILE | IIOLEGIOII | MOGG |

| WREN | WPEN | WP (Pin) | Status & Configuration Registers | Memory¹ Array Protected Area | Memory¹ Array Unprotected Area | |
|------|------|----------|-------------------------------------|---------------------------------|-----------------------------------|--|
| 0 | Х | Х | Protected | Protected | Protected | |
| 1 | 0 | Х | Unprotected | Protected | Unprotected | |
| 1 | 1 | 0 | Protected | Protected | Unprotected | |
| 1 | 1 | 1 | Unprotected | Protected | Unprotected | |

Notes:

- 1: Memory address range protection based on Block Protection Bits
- 2. X: Don't Care Can be Logic '0' or '1'
- 3. Protected: Write protected, Unprotected: Writable

Block Protection Modes

The write protection blocks for the memory array are determined by the status register bits (TB and BP[2:0]) as Table 15. TB and BP[2:0] can be modified by WRSR command when the $\overline{\text{WP}}$ input is high or the Status Register WPEN bit is set to 0, and MAPLK(CR1[2]) is set to 0.

Table 15: Top Block Protection Address Range Selection

| ТВ | BP[2] | BP[1] | BP[0] | Protected Portion | 1Mb | 2Mb | 4Mb | 8Mb | 16 M b |
|-----|-------|-------|-------|-------------------|----------------------|---------------------|----------------------|----------------------|----------------------|
| 0/1 | 0 | 0 | 0 | None | None | None | None | None | None |
| 0 | 0 | 0 | 1 | Upper 1/64 | 01F800h – 01FFFFh | 03F000h- 03FFFFh | 07E000h – 07FFFFh | 0FC000h – 0FFFFFh | 1F8000h – 1FFFFFh |
| 0 | 0 | 1 | 0 | Upper 1/32 | 01F000h – 01FFFFh | 03E000h- 03FFFFh | 07C000h – 07FFFFh | 0F8000h – 0FFFFFh | 1F0000h – 1FFFFFh |
| 0 | 0 | 1 | 1 | Upper 1/16 | 01E000h – 01FFFFh | 03C000h- 03FFFFh | 078000h – 07FFFFh | 0F0000h – 0FFFFFh | 1E0000h – 1FFFFFh |
| 0 | 1 | 0 | 0 | Upper 1/8 | 01C000h – 01FFFFh | 038000h- 03FFFFh | 070000h – 07FFFFh | 0E0000h – 0FFFFFh | 1C0000h – 1FFFFFh |
| 0 | 1 | 0 | 1 | Upper 1/4 | 018000h – 01FFFFh | 030000h- 03FFFFh | 060000h – 07FFFFh | 0C0000h – 0FFFFFh | 180000h – 1FFFFFh |
| 0 | 1 | 1 | 0 | Upper 1/2 | 010000h – 01FFFFh | 020000h- 03FFFFh | 040000h – 07FFFFh | 080000h – 0FFFFFh | 100000h – 1FFFFFh |
| 1 | 0 | 0 | 1 | Lower 1/64 | 000000h – 0007FFh | 000000h- 000FFFh | 000000h – 001FFFh | 000000h – 003FFFh | 000000h – 007FFFh |
| 1 | 0 | 1 | 0 | Lower 1/32 | 000000h – 000FFFh | 000000h- 001FFFh | 000000h – 003FFFh | 000000h – 007FFFh | 000000h – 00FFFFh |
| 1 | 0 | 1 | 1 | Lower 1/16 | 000000h – 001FFFh | 000000h- 003FFFh | 000000h – 007FFFh | 000000h – 00FFFFh | 000000h – 01FFFFh |
| 1 | 1 | 0 | 0 | Lower 1/8 | 000000h – 003FFFh | 000000h- 007FFFh | 000000h – 00FFFFh | 000000h – 01FFFFh | 000000h – 03FFFFh |
| 1 | 1 | 0 | 1 | Lower 1/4 | 000000h – 007FFFh | 000000h- 00FFFFh | 000000h – 01FFFFh | 000000h – 03FFFFh | 000000h – 07FFFFh |
| 1 | 1 | 1 | 0 | Lower 1/2 | 000000h – 00FFFFh | 000000h- 01FFFFh | 000000h – 03FFFFh | 000000h – 07FFFFh | 000000h – 0FFFFFh |
| 0/1 | 1 | 1 | 1 | All | 000000h – 01FFFFh | 000000h- 03FFFFh | 000000h – 07FFFFh | 000000h – 0FFFFFh | 000000h – 1FFFFFh |



Augmented 256-Byte Area Protection

Augmented 256-Byte Area Protection register contains options for enabling/disabling data protection for eight 32-byte sections.

Table 16: Augmented 256-Byte Area Protection Register - Read and Write

| Bits | Name | Address Range | Read/ Write | Default State | Description | |
|--------|---------|-------------------|-------------------------|------------------|------------------------|--|
| ASP[7] | ASPS[7] | 0000E0h - 0000FFh | R/W | 0 | | |
| ASP[6] | ASPS[6] | 0000C0h - 0000DFh | R/W | 0 | | |
| ASP[5] | ASPS[5] | 0000A0h – 0000BFh | R/W | 0 | | |
| ASP[4] | ASPS[4] | 000080h - 00009Fh | R/W | 0 | 1: Protection Enabled | |
| ASP[3] | ASPS[3] | 000060h – 00007Fh | R/W | 0 | 0: Protection Disabled | |
| ASP[2] | ASPS[2] | 000040h – 00005Fh | R/W | 0 | | |
| ASP[1] | ASPS[1] | 000020h – 00003Fh | 000020h – 00003Fh R/W 0 | | | |
| ASP[0] | ASPS[0] | 000000h – 00001Fh | R/W | 0 | | |

Note: ASP[7:0] are nonvolatile bits.

Configuration Register 1 (Read/Write)

Configuration Register 1 controls locking/unlocking data protection options set in the Status register. Once locked, the protection options cannot be changed in the Status register.

Table 17 : Configuration Register 1 – Read and Write

| Bits | Name | Read/ Write | Default State | Selection Options |
|--------|-------|----------------|------------------|--|
| CR1[7] | RSVD | R/W | - | Reserved for future use |
| CR1[6] | RSVD | R/W | - | Reserved for future use |
| CR1[5] | RSVD | R/W | - | Reserved for future use |
| CR1[4] | RSVD | R/W | - | Reserved for future use |
| CR1[3] | RSVD | R/W | - | Reserved for future use |
| CR1[2] | MAPLK | R/W | - | Status Register TB, BP[2:0] Protect 1: Lock TB and BP[2:0] 0: Unlock TB and BP[2:0] |
| CR1[1] | RSVD | R/W | - | Reserved for future use |
| CR1[0] | ASPLK | R/W | - | Augmented 256-Byte Area Data Protection 1: Write Protection for Augmented Area Data regardless of ASP[7:0] 0: Write Protection for Augmented Area Data depending on ASP[7:0] |

Note: CR1[7:0] are nonvolatile bits.



Configuration Register 2 (Read/Write)

Configuration Register 2 controls the interface type along with memory array access latency.

Table 18: Configuration Register 2 - Read and Write

| Bits | Name | Read/ Write | Default State | Description | |
|--------|-------|----------------|------------------|---|--|
| CR2[7] | RSVD | R/W | - | - Reserved for future use | |
| CR2[6] | QPIEN | R ² | 0 | Quad SPI (QPI 4-4-4) Interface Mode 1: Quad SPI (QPI 4-4-4) Enabled 0: Single SPI (SPI 1-X-X) Enabled | |
| CR2[5] | RSVD | R/W | - | Reserved for future use | |
| CR2[4] | DPIEN | R² | 0 | Dual SPI (DPI 2-2-2) Interface Mode 1: Dual SPI (DPI 2-2-2) Enabled 0: Single SPI (SPI 1-X-X) Enabled | |
| CR2[3] | RL[3] | | - | Read Latency Selection Bits : CR2[3:0] 0000: 0 Cycle 0001: 1 Cycle 0010: 2 Cycles | |
| CR2[2] | RL[2] | R/W | - | 0011: 3 Cycles 0100: 4 Cycles 0101: 5 Cycles 0110: 6 Cycles | |
| CR2[1] | RL[1] | FX/VV | - | 0111: 7 Cycles 1000: 8 Cycles 1001: 9 Cycles 1010: 10 Cycles 1011: 11 Cycles | |
| CR2[0] | RL[0] | | - | 1100: 12 Cycles 1101: 13 Cycles 1110: 14 Cycles 1111: 15 Cycles | |

Notes:

- 1. Read Latency is frequency dependent.
- 2. Read(03h) does not depend on Read latency Selection Bits, CR2[3:0].
- 3. CR2[7,5,3:0] are nonvolatile bits.



Table 19: Read Latency Cycles vs. Maximum Frequency (Memory Area)

| Read Type | Data Rate | XIP | Latency Cycles | Max Frequency |
|---|-----------|-----|----------------|---------------|
| 1-1-1 (READ 03h) | SDR | - | 0 | 54MHz |
| 1-1-1, 1-1-2, 1-2-2, 2-2-2, 1-1-4, 1-4-4, 4-4-4 | SDR | 0 | 6.45 | 108MHz |
| 1-1-1, 1-1-2, 1-2-2, 2-2-2, 1-1-4, 1-4-4, 4-4-4 | DDR | | 6-15 | 54MHz |

Notes:

Table 20 : Read Latency Cycles vs. Maximum Frequency (Augmented 256-Byte Area)

| Read Type | Data Rate | XIP | Latency Cycles | Max Frequency |
|------------------|-----------|-----|----------------|---------------|
| 1-1-1 (RDAS 4Bh) | SDR | - | 6-15 | 54MHz |
| 1-1-1 (RDAS 4Bh) | SDR | - | 8-15 | 108MHz |

Table 21: Latency Cycles vs. Maximum Frequency (Read Any Register Instruction)

| Read Type | Data Rate | XIP | Latency Cycles | Max Frequency |
|------------------|-----------|-----|----------------|---------------|
| 1-1-1 (RDAR 65h) | SDR | - | 8 | 108MHz |
| 2-2-2 (RDAR 65h) | SDR | - | 4 | 108MHz |
| 4-4-4 (RDAR 65h) | SDR | - | 2 | 108MHz |

Notes:

^{1.} Read(03h) does not depend on Read latency Selection Bits, CR2[3:0]. The latency of Read(03h) is always 0-cycle.

^{1.} RDAR(65h, read any register instruction) does not depend on Read latency Selection Bits, CR2[3:0].



Configuration Register 3 (Read/Write)

Configuration Register 3 controls the output driver strength along with the boundary size of read data wrapping.

Table 22: Configuration Register 3 - Read and Write

| Bits | Name | Read/ Write | Description | | |
|--------|---------|----------------|---|--|--|
| CR3[7] | DRV[2] | | Output Driver Strength Selection DRV[2:0] $3.3V$ $1.8V$ 000 : 36Ω 35Ω | | |
| CR3[6] | DRV[1] | R/W | 001: 100Ω | | |
| CR3[5] | DRV[0] | | 100: 48Ω | | |
| CR3[4] | WRPEN | R/W | Read WRAP Enable 1: Read Wrap Enabled 0: Read Wrap Disabled | | |
| CR3[3] | RSVD | R/W | Reserved for future use | | |
| CR3[2] | WRPL[2] | | Wrap length configuration WRPL[2:0] 000: 16-byte wrap 001: 32-byte wrap | | |
| CR3[1] | WRPL[1] | R/W | 010: 64-byte wrap 011: 128-byte wrap 100: 256-byte wrap | | |
| CR3[0] | WRPL[0] | | 101: 512-byte wrap 110: 1K-byte wrap 111: Reserved | | |

Notes:

- 1. Default output strength is DRV[2:0]=000.
- 2. CR3[7:0] are nonvolatile bits.

3.

| | Description |
|------------------------|--|
| WRPEN(CR3[4]) =Low | Read and write operation : continuous mode Read or write operation starts at the input address, and once the address reaches the maximum address boundary, it automatically returns to minimum address(000000h) until CS goes to high. |
| WRPEN(CR3[4]) =High | Read operations: wrap mode Read wrap mode is enabled when WRPEN(CR3[4]) is High, and the read data wrap length is controlled by WRPL[2:0]. The output data starts at the input address, data are output sequentially. Once it reaches the ending boundary, the output will wrap around to the beginning boundary automatically until \overline{CS} is pulled high. |
| | Write operation : continuous mode Write operation starts at the input address, and once the address reaches the maximum address boundary, it automatically returns to minimum address(000000h) until CS goes to high. |



Configuration Register 4 (Read/Write)

Configuration Register 4 controls Write Enable protection (WREN – Status Register) reset functionality during memory array writing1. This functionality makes SPI MRAM compatible to other SPI devices.

Table 23: Configuration Register 4 - Read and Write

| Bits | Name | Read/ Write | Default State | Selection Options |
|----------|----------|----------------|------------------|--|
| CR4[7:2] | RSVD | | - | Reserved for future use |
| CR4[1] | WRENS[1] | R/W | - | 00: Normal: WREN is prerequisite to all Memory Array and Augumented 256-byte Area Write instruction. (WREN is reset after CS goes High) 01: SRAM: WREN is not a prerequisite to Memory Array and |
| CR4[0] | WRENS[0] | 1000 | - | Augumented 256-byte Area Write instruction (WREN is ignored) 10: Back-to-Back: WREN is prerequisite to only the first Memory Array Write or Augumented 256-byte Area instruction. WREN disable instruction must be executed to reset WREN. (WREN does not reset after CS goes High) 11: Reserved |

Notes:

^{1.} Write Enable protection (WREN – Status Register) for Registers is maintained irrespective of the Configuration Register 4 settings. In other words, all register write Instructions require WREN to be set and WREN resets once CS goes High for the write instruction.

CR4[1:0] only affects the writing for memory and augmented 256-bytes area.

^{2.} CR3[7:0] are nonvolatile bits.



Device Identification Register (Read Only)

Device identification register contains Netsol's Manufacturing ID along with device configuration information.

Table 24: Device Identification Register - Read Only

| | Bits | Manufacturer ID | Device Configuration | | | | |
|--|----------------|-----------------|----------------------|-----------|-------------|----------|---------|
| | ID[31:0] ID[31 | ID[24.24] | Interface | Voltage | Temperature | Density | Freq |
| | | 10[31.24] | ID[23:20] | ID[19:16] | ID[15:12] | ID[11:8] | ID[7:0] |

| Manufacturer ID | Interface | Voltage | Temperature | Density | Frequency |
|-----------------|-------------|----------------------------|-------------------|---|-------------------|
| 31-24 | 23-20 | 19-16 | 15-12 | 11-8 | 7-0 |
| 1101 1001 | 0000 : QSPI | 0001 : 3.3V 0010 : 1.8V | 0000 : -40°C~85°C | 0001 : 1Mb 0010 : 2Mb 0011 : 4Mb 0100 : 8Mb 0101 : 16Mb | 00000001 : 108MHz |

Serial Number Register (Read/Write)

The device provides 64-bits Serial Number register and the user can write it.

Table 25 : Serial Number Register - Read and Write

| Bits | Name | Description | Read/ Write | State |
|----------|------------------------|-------------|-------------|---------------|
| SN[63:0] | SN Serial Number Value | | R/W | User writable |

Notes:

1: Serial Number Bits are nonvolatile and user should write the data after solder reflow process.

Unique Identification Register (Read Only)

Unique Identification register contains a number unique to every device.

Table 26: Unique ID Register - Read Only

| Bits | Name | Description | Read/ Write | Selection Options |
|-----------|------|---------------------------------------|----------------|---|
| UID[63:0] | UID | Unique Identification Number Value | R | Value stored is written in the factory and is device specific |



Device Operation

General Operation


Before a instruction is issued, status register should be checked to ensure device is ready for the intended operation. When correct command is input to this device, it enters active mode and remains in active mode until next $\overline{\text{CS}}$ rising edge.

Do not enter an invalid opcode(except instruction set). When \overline{CS} goes to high, the device enters standby mode. All communication between a host and the device is in the form of commands. commands define the operation that must be executed. Instruction consist of a command followed by an optional address modifier and data transferred. All command, address and data information is transferred sequentially.

SPI Clock Modes

- The following two SPI clock modes are supported.
 - SPI Mode 0 (CPOL = 0, CPHA = 0) SDR and DDR
 - SPI Mode 3 (CPOL = 1, CPHA = 1) SDR only

Figure 5: SPI Clock Modes



Clock stays in low level during idle state and starts toggling by going high

Clock stays in high level during idle state and starts toggling by going low



SPI Interface Modes

- The device supports 3 categories of SPI interface modes.
 - Single SPI (SSPI): command is transferred through one I/O pin.
 - 1) Address and data are transferred through one pin
 - 2) Address is transferred through one pin, data is transferred through two pins
 - 3) Address is transferred through one pin, data is transferred through four pins
 - 4) Address and data are transferred through two pins
 - 5) Address and data are transferred through four pins
 - Dual SPI (DSPI): All command, address and data are transferred through two I/O pins.
 - Quad SPI (QSPI) modes: All command, address and data are transferred through four I/O pins.
- Nomenclature adoption: A typical SPI instruction consists of command, address and data components. The bus width to transmit these three components varies based on the SPI interface mode selected. To accurately represent the number of I/Os used to transmit these three components, a nomenclature (command-address-data) is adopted and used throughout this document. Integers placed in the (command-address-data) fields represent the number of I/Os used to transmit the particular component. As an example, 1-1-1 means command, address and data are transmitted on a single I/O (SI / IO[0] or SO / IO[1]). On the other hand, 1-4-4 represents command being sent on a single I/O (SI / IO[0]) and address/data being sent on four I/Os (IO[3:0]).


Table 27: Pin Assignment / Interface Modes

| Instruction | Interface Modes (Command-Address-Data) | | | | | | |
|-------------|---|---------------|---------------|---------------|---------------|---------------|---------------|
| Component | SSPI 1-1-1 | SSPI 1-1-2 | SSPI 1-2-2 | DSPI 2-2-2 | SSPI 1-1-4 | SSPI 1-4-4 | QSPI 4-4-4 |
| Command | SI/IO[0] | SI/IO[0] | SI/IO[0] | IO[1:0] | SI/IO[0] | SI/IO[0] | IO[3:0] |
| Address | SI/IO[0] | SI/IO[0] | IO[1:0] | IO[1:0] | SI/IO[0] | IO[3:0] | IO[3:0] |
| Data Input | SI/IO[0] | IO[1:0] | IO[1:0] | IO[1:0] | IO[3:0] | IO[3:0] | IO[3:0] |
| Data Output | SO/IO[1] | IO[1:0] | IO[1:0] | IO[1:0] | IO[3:0] | IO[3:0] | IO[3:0] |




MSB/LSB Location in data bits

• The most significant bit(MSB) is placed first at all commands, address and data.



• For Dual SPI and Quad SPI, the order of data bits is alternately decided among the IO pins.

Figure 7: MSB and LSB in DSPI and QSPI



^{*} Note; All commands, Address, XIP and Data follow this order



Data Rate (SDR/DDR)

• In Single Data Rate mode (SDR), command, address and data inputs are latched on the rising edge of the clock. Data is outputted on the falling edge of the clock.

CS

input input output output

CLK Mode 1

SI

SO

Figure 8: Description of SDR Instruction Type

• In Double Data Rate mode (DDR), command is latched on the rising edge of the clock. Address and Data inputs are latched on both edges of the clock. Data is output on both edges of the clock.





Figure 9: Description of DDR Instruction Type



Instruction Structure

• Each instruction starts out with an 8-bit command. The command selects the type of operation. The instruction can be stand alone or followed by address to select a memory location or register. The address is always 24-bits wide.


Figure 10 : Description of command followed by Address (SSIP mode)



Read Operation

• Read operation starts from pulling $\overline{\text{CS}}$ Low. 8 bits Read command(03h) is transmitted to the device then 24 bit address is following while the first 7 MSB bits of address are don't care. The device outputs the data at selected address to the SO pin. The Read operation can be terminated by pulling $\overline{\text{CS}}$ high.


Figure 11: Description of Read Operation (SSIP mode)





Write Operation

• Write operation starts from pulling $\overline{\text{CS}}$ Low. 8 bits Write command(02h) is transmitted to the device then 24 bit address is following while the first 7 MSB bits of address are don't care. The data on the SI pin is written to the device at selected address. The Write operation can be terminated by pulling $\overline{\text{CS}}$ high.



* Note:

In normal operational mode, Write instructions must be preceded by the WREN command. WREN command sets the WREN bit in the Status register. WREN bit is reset at the end of every Write instruction. WREN bit can also be reset by executing the WRDI command.


The device offers two other modes, namely SRAM and Back-to-Back Write where WREN does not get reset after a write instruction to the memory array or the augmented 256-byte area. These modes are set in Configuration Register 4.

XIP (Execute In Place) Operation

For Read and Write operation, the device offers XIP (execute in place) mode. XIP allows a series
of read or write operation without loading individual read or write command for each instruction,
which results in reduced random access time. XIP is enabled by entering byte AXh and disabled
by entering any byte not equal to AXh. These respective bytes must be entered following the
address

bits. Read operation with XIP needs extra Read-Latency before data coming out from SO pin. The latencies are specified in Table # : Memory Array Read Latency Cycles vs. maximum Clock Frequency (with XIP) .

Figure 13 : Description of Read Operation with XIP (SSIP mode)





Continuing Read/Write

• The entire memory array can be read from or written to using a single read or write instruction. After the starting address is entered, subsequent address are internally incremented as long as $\overline{\text{CS}}$ is Low and CLK continues toggling.

Figure 14 : Description of Continuing Read Operation (SSIP mode)





Figure 15: Description of Continuing Write Operation (SSIP mode)



• For Read operation, the device offers wrap mode. Wrap bursts are confined to address aligned 16/32/64/128/256/512/1K byte boundary. The read address can start anywhere within the wrap boundary. 16/32/64/128/256/512/1K wrap configuration is set in Configuration Register 3.




Deep Power Down Modes

• The device provides Deep Power Down mode. This mode reduces current consumption from ISB to IDPD.


To enter the deep power down mode, \overline{CS} is driven low, following the enter Deep Power Down (DPDE) command, \overline{CS} must be driven high after the eighth bit of the command code has been latched in or the DPDE command will not be executed. After \overline{CS} is driven high, it requires a delay of t_{DPDE} before the supply current is reduced to IDPD and the Deep Power Down mode is entered. The command can be issued in SPI, DSPI or QSPI modes.





- There are two ways to exit deep power down mode:
 - 1. Toggling \overline{CS} with a \overline{CS} pulse width of t_{CSDPD} while CLK and I/Os are Don't Care. During waking up from deep power down, I/Os remain to be in high Z.


Figure 17 : Exit Deep Power Down Mode by CS





2. Driving $\overline{\text{CS}}$ low follows with the Exit Deep Power Down (EXDPD, ABh) command. $\overline{\text{CS}}$ must be driven high after the eight bit of the command code has been latched in or the EXDPD command will not executed.

Figure 18: Exit Deep Power Down Mode by SPI Command




- It requires a delay of t_{EXDPD} before the device can fully exit the deep power down mode and enter standby mode.
- Status of all non-volatile bits in registers remains unchanged when the device enters or exits the deep power down mode.
- The command can be issued in SPI, DPI, and QPI mode.

Software Reset

Software Reset (SRST) requires Software Reset Enable (SRTE) implemented in advance.

Figure 19 : Software Reset Timing





JEDEC Reset

Figure 20 : JEDEC Reset Operation Timing




Table28: JEDEC Reset Operation & Timing: 3.3V Device

| Parameter | Symbol | Min. | Max. | Units |
|--|--------------------|------|------|-------|
| CS Low Time | t _{CSL} | 0.5 | - | μs |
| CS High Time | t _{csh} | 0.5 | - | μs |
| SI Setup Time (w.r.t CS) | t _{su} | 5.0 | - | ns |
| SI Hold Time (w.r.t $\overline{\text{CS}}$) | t _{HD} | 5.0 | - | ns |
| JEDEC Hardware Reset | t _{RESET} | - | 300 | us |

Table 29: JEDEC Reset Operation & Timing: 1.8V Device

| Parameter | Symbol | Min. | Max. | Units |
|--|--------------------|------|------|-------|
| CS Low Time | t _{CSL} | 0.5 | - | μs |
| CS High Time | t _{CSH} | 0.5 | - | μs |
| SI Setup Time (w.r.t \overline{CS}) | t _{su} | 5.0 | - | ns |
| SI Hold Time (w.r.t $\overline{\text{CS}}$) | t _{HD} | 5.0 | - | ns |
| JEDEC Hardware Reset | t _{RESET} | - | 2.0 | ms |



Electrical Specifications

Absolute Maximum Ratings

Stresses greater that those listed may cause permanent damage to the device. This is a stress rating only. Exposure to maximum rating for extended periods may adversely affect reliability.

Table 30: Absolute Maximum Ratings

| Parameter | Min. | Max. | Units |
|---|--|------------------------------|-------|
| Voltage on Vcc Supply Relative to VSS : 3.3V Device | -0.5 | 3.8 | V |
| Voltage on Any Pin relative to VSS : 3.3V Device | -0.5 | 3.8 | V |
| Voltage on Vcc Supply Relative to VSS : 1.8V Device | -0.5 | 2.5 | V |
| Voltage on Any Pin relative to VSS : 1.8V Device | -0.5 | 2.5 | V |
| Storage Temperature | -55 | 150 | °C |
| Operating Ambient Temperature | -40 | 85 | °C |
| ESD HBM (Human Body Model) | ≥ | ≥ 2000 V | |
| ESD CDM (Charged Device Model) | ≥ 500 V | | V |
| Magnetic Field During Write | - | TBD | A/m |
| Magnetic Field During Read | - | TBD | A/m |
| Solder Reflow Process | JEDEC J-STD-020 - Peak temperature - The time above 25 - Reflow cycles ≤ 3 | ≤ 260°C 55°C ≤ 30 seconds | |

Endurance and Retention

Table 31: Endurance and Retention

| Parameter | Conditions | Min. | Units | |
|-----------------|------------|------------------|--------|--|
| Write Endurance | -25°C | 10 ¹⁴ | cycles | |
| Data Retention | 85°C | 10 | years | |



Recommended Operating Conditions

Table 32: Recommended Operating Conditions

| Parameter / Condition | | Min. | Тур. | Max. | Units |
|----------------------------------|------------|------|------|------|-------|
| Operating Temperature | Commencial | 0 | 25 | 70 | °C |
| Operating Temperature | Industrial | -40 | 25 | 85 | °C |
| Vcc Supply Voltage : 3.3V Device | | 2.7 | 3.3 | 3.6 | V |
| Vcc Supply Voltage : 1.8V Device | | 1.71 | 1.8 | 1.98 | V |
| Vss Supply Voltage | | 0.0 | 0.0 | 0.0 | V |

Pin Capacitance

Table 33: Pin Capacitance

| Parameter | Conditions | Тур. | Max. | Units |
|------------------------------|---|------|------|-------|
| Input Pin Capacitance | TEMP = 25°C; f = 1 MHz; V _{IN} = 0V | - | 5 | pF |
| Input/Output Pin Capacitance | TEMP = 25°C; f = 1 MHz; V _{I/O} = 0V | - | 6 | pF |

^{*} Capacitance is sampled and not 100% tested

AC Test Condition

Table 34: AC Test Conditions

| Parameter | Value |
|--|-------------|
| Input pulse levels | 0.0V to Vcc |
| Input rise and fall times | 1ns/1V |
| Input and output measurement timing levels | Vcc/2 |
| Output Load | CL = 30pF |



DC Characteristics

Table 35: DC Characteristics: 3.3V Device

| | | | | 2.7V-3.6V | | | |
|---------------------------|---------|---|---------|-----------|---------|-------|--|
| Parameter | Symbol | Test Conditions | Min. | Тур. | Max. | Units | |
| Input Leakage Current | ILI | VIN = 0 to Vcc (max) | -2 | - | 2 | μA | |
| Output Leakage Current | ILO | VOUT = 0 to Vcc (max) | -2 | - | 2 | μA | |
| Read Current (1-1-1) | IREAD1 | | - | 4 | TBD | mA | |
| Read Current (2-2-2) | IREAD2 | SDR=54MHz, DDR=27MHz CS=0, CLK=0/Vcc, IOUT=0mA | - | 5 | TBD | mA | |
| Read Current (4-4-4) | IREAD3 | 00 0, 0210 0, 000, 1001 0111/1 | - | 7 | TBD | mA | |
| Read Current (1-1-1) | IREAD4 | | - | 5 | TBD | mA | |
| Read Current (2-2-2) | IREAD5 | SDR=108MHz, DDR=54MHz CS=0, CLK=0/Vcc, IOUT=0mA | - | 7 | TBD | mA | |
| Read Current (4-4-4) | IREAD6 | 00-0, 021(-0, 700, 1001-011)/(| - | 11 | TBD | mA | |
| Write Current (1-1-1) | IWRITE1 | | - | 5 | TBD | mA | |
| Write Current (2-2-2) | IWRITE2 | SDR=54MHz, DDR=27MHz CS ,0=CLK=0/Vcc, I/O=0/Vcc | - | 8 | TBD | mA | |
| Write Current (4-4-4) | IWRITE3 | 00,0 0210 0,000, 1,0 0,000 | - | 13 | TBD | mA | |
| Write Current (1-1-1) | IWRITE4 | | - | 8 | TBD | mA | |
| Write Current (2-2-2) | IWRITE5 | SDR=108MHz, DDR=54MHz CS=0, CLK=0/Vcc, I/O=0/Vcc | - | 13 | TBD | mA | |
| Write Current (4-4-4) | IWRITE6 | 00 0, 0210 0, 000, 1/0 0, 000 | - | 25 | TBD | mA | |
| Standby Current | ISB | CLK=0, $\overline{\text{CS}}$ = Vcc, I/O=0/Vcc | - | 330 | TBD | μA | |
| Deep Power Down Current | IDPD | CLK=0, $\overline{\text{CS}}$ = Vcc, I/O=0/Vcc | - | 80 | TBD | μA | |
| Input High Voltage | VIH | - | 0.7xVcc | - | Vcc+0.3 | V | |
| Input Low Voltage | VIL | - | -0.3 | - | 0.2xVcc | V | |
| Output High Voltage Level | VOH | IOH = -1mA | 2.4 | - | - | V | |
| Output Low Voltage Level | VOL | IOL = 2mA | - | - | 0.4 | V | |



DC Characteristics


Table 36: DC Characteristics: 1.8V Device

| _ | | | | 1.71V~1.98V | | | |
|---------------------------|---------|---|---------|-------------|---------|-------|--|
| Parameter | Symbol | Test Conditions | Min. | Min. Typ. | | Units | |
| Input Leakage Current | ILI | VIN = 0 to Vcc (max) | -2 | - | 2 | μA | |
| Output Leakage Current | ILO | VOUT = 0 to Vcc (max) | -2 | - | 2 | μA | |
| Read Current (1-1-1) | IREAD1 | | - | 2 | TBD | mA | |
| Read Current (2-2-2) | IREAD2 | SDR=54MHz, DDR=27MHz CS=0, CLK=0/Vcc, IOUT=0mA | - | 3 | TBD | mA | |
| Read Current (4-4-4) | IREAD3 | 00 0, 0210 0/ 000, 1001 0111/0 | - | 5 | TBD | mA | |
| Read Current (1-1-1) | IREAD4 | | - | 3 | TBD | mA | |
| Read Current (2-2-2) | IREAD5 | SDR=108MHz, DDR=54MHz CS=0, CLK=0/Vcc, IOUT=0mA | - | 5 | TBD | mA | |
| Read Current (4-4-4) | IREAD6 | 00-0, 021(-0/100, 1001-011)/(| - | 8 | TBD | mA | |
| Write Current (1-1-1) | IWRITE1 | | - | 4 | TBD | mA | |
| Write Current (2-2-2) | IWRITE2 | SDR=54MHz, DDR=27MHz CS ,0=CLK=0/Vcc, I/O=0/Vcc | - | 7 | TBD | mA | |
| Write Current (4-4-4) | IWRITE3 | 00,0 0210 0/000, 1/0 0/000 | - | 11 | TBD | mA | |
| Write Current (1-1-1) | IWRITE4 | | - | 7 | TBD | mA | |
| Write Current (2-2-2) | IWRITE5 | SDR=108MHz, DDR=54MHz CS=0, CLK=0/Vcc, I/O=0/Vcc | - | 11 | TBD | mA | |
| Write Current (4-4-4) | IWRITE6 | 00 0, 0210 0/ 000, 1/0 0/ 000 | - | 21 | TBD | mA | |
| Standby Current | ISB | CLK=0, CS = Vcc, I/O=0/Vcc | - | 280 | TBD | μA | |
| Deep Power Down Current | IDPD | CLK=0, $\overline{\text{CS}}$ = Vcc, I/O=0/Vcc | - | 25 | TBD | μA | |
| Input High Voltage | VIH | - | 0.7xVcc | - | Vcc+0.3 | V | |
| Input Low Voltage | VIL | - | -0.3 | - | 0.3xVcc | V | |
| Output High Voltage Level | VOH | IOH = -1mA | 1.4 | - | - | V | |
| Output Low Voltage Level | VOL | IOL = 2mA | - | - | 0.4 | V | |




AC Timing Characteristics

Synchrounous Input Timing




Synchrounous Data Output Timing

Figure 22 : Synchronous Data Output Timing (SDR/DDR)



WP Timing

Figure 23 : WP Operation Timing





CS High Time

Figure 24 : CS High Timing




Table 37: Chip Deselect Time after Write Instruction: SDR=108MHz/DDR=54MHz

| Current Instruction : Main Array Write | Next Instruction : Main Array Read or Write | Symbol | Min. | Units |
|---|--|--------------------|------|-------|
| (1-1-1), (1-x-2) | (1-1-x) | t _{CSDW1} | 20 | ns |
| (1-1-1), (1-x-2) | (1-2-2) | t _{CSDW2} | 130 | ns |
| (1-x-4) | (1-1-x) | t _{CSDW3} | 130 | ns |
| (1-1-1), (1-x-2) | (1-4-4) | t _{CSDW4} | 190 | ns |
| (1-x-4) | (1-2-2), (1-4-4) | t _{CSDW5} | 300 | ns |
| (2-2-2) | (2-2-2) | t _{CSDW6} | 170 | ns |
| (4-4-4) | (4-4-4) | t _{CSDW7} | 350 | ns |

Table 38 : Chip Deselect Time after Write Instruction : SDR=54MHz/DDR=27MHz

| Current Instruction : Main Array Write | | | Min. | Units |
|---|---------------------|---------------------|------|-------|
| (X-X-X) | (1-4-4) | t _{CSDW8} | 70 | ns |
| (2-2-2) | (2-2-2) | t _{cspw9} | 70 | ns |
| (4-4-4) | | t _{CSDW10} | 180 | ns |
| Oth | t _{CSDW11} | 20 | ns | |

Table 39 : Chip Deselect Time after Register/Augmented 256-Byte Are Write Instruction

| Current Instruction | Next Instruction | Symbol | Min. | Units |
|---|---|--------------------|------|-------|
| Main Array Write Instruction | Register Read/Write Augmented Array Read/Write | t _{CSDW8} | 500 | ns |
| Register Write Augmented Array Write | Any Instructions | t _{csbw9} | 1000 | ns |



AC Timing Parameters

Table 40: AC Timing Parameter

| Parameter | Symbol | Min. | Max. | Units |
|---|--------------------|-------------------------|-------|-------|
| Clock Frequency – SDR | f _{CLK} | 1 | 108 | MHz |
| Clock Frequency – DDR | f _{CLK} | 1 | 54 | MHz |
| Clock Low Time | t _{CL} | 0.45 * 1/ fCLK | - | ns |
| Clock High Time | t _{CH} | 0.45 * 1/ fCLK | - | ns |
| CS Setup Time | t _{CSS} | 5 | - | ns |
| CS Hold Time | t _{CSH} | 4 | - | ns |
| CS High Time after Any Instruction (except Write) | t _{CSD} | 20 | - | ns |
| CS High Time after Write Instruction | t _{CSDWx} | Refer to the 37, 38, 39 | table | ns |
| Data Setup Time | t _{su} | 2 | - | ns |
| Data Hold Time | t _{HD} | 2 | - | ns |
| CLK Low to Output Valid | t _{co} | - | 7.0 | ns |
| CLK to Output Hold Time | t _{OH} | 2.0 | - | ns |
| CLK Low to Output Low Z (Read) | t _{CLZ} | 2.0 | - | ns |
| CS High to Output High Z | t _{HZCS} | - | 6.0 | ns |
| WP Setup Time | t _{WPSU} | 20 | - | ns |
| WP Hold Time | t _{WPHD} | 20 | - | ns |
| CS High to Power-down mode | t _{EDPD} | - | 1 | us |
| CS High to Power-down mode exit | t _{EXDPD} | - | 25 | us |
| CS Low time to exit Power-down mode | t _{CSDPD} | 50 | - | ns |
| Software Reset Time (3.3V Device) | t _{SRST} | - | 0.3 | ms |
| Software Reset Time (1.8V Device) | t _{SRST} | - | 2.0 | ms |



Thermal Resistance

Table 41: Thermal Resistance

| Parameter | Description | 8-pad WSON | 8-pin SOIC | Unit |
|-----------|--|---------------|---------------|------|
| θЈА | Thermal resistance (junction to ambient) | TBD | TBD | °C/W |
| θJC | Thermal resistance (junction to case) | TBD | TBD | C/VV |

Notes:

1: These parameters are guaranteed by characterization; not tested in production.




Timing Description of Instruction Sets

Single SPI – SDR (Command-Address-Data)


- Instruction 1-0-0; NOOP, WREN, WRDI, DPIE, QPIE, DPDE, DPDX, SRTE, SRST

Figure 25: Timing Description of 1-0-0 Instruction Type




- Instruction 1-0-1; RDSR, RDC1, RDC2, RDC3, RDC4, RDCX, RDID, RUID, RDSN, RDAP

Figure 26: Timing Description of 1-0-1 Instruction Type (Read)



- Instruction 1-0-1; WRSR, WRCX, WRSN, WRAP


Figure 27: Timing Description of 1-0-1 Instruction Type (Write)





- Instruction 1-1-1; READ(03h)

Figure 28: Timing Description of 1-1-1 Instruction Type (Read without XIP)




Notes:

As long as $\overline{\text{CS}}$ stays in low and CLK keeps toggling, next target address is incremented automatically and the device keeps outputting data from memory array.

- Instruction 1-1-1; WRTE(02h)

Figure 29: Timing Description of 1-1-1 Instruction Type (Write)




Notes:

As long as $\overline{\text{CS}}$ stays in low and CLK keeps toggling, next target address is incremented automatically and the device keeps writing data to memory array.




- Instruction 1-1-1; RDAS

Figure 30 : Timing Description of 1-1-1 Augmented 256-byte Area (Read)



- Instruction 1-1-1; WRAS


Figure 31: Timing Description of 1-1-1 Augmented 256-byte Area (Write)






- Instruction 1-1-1; RDAR

Figure 32: Timing Description of 1-1-1 Any Register Instruction Type (Read)




- Instruction 1-1-1; WRAR


Figure 33 : Timing Description of 1-1-1 Any Register Instruction Type (Write)






- Instruction 1-1-1; RDFT





- Instruction 1-1-1; WRFT


Figure 35 : Timing Description of 1-1-1 Instruction Type (Write with XIP)






- Instruction 1-1-2; RDDO

Figure 36 : Timing Description of 1-1-2 Instruction Type (Read with XIP)



- Instruction 1-1-2; WDUI


Figure 37: Timing Description of 1-1-2 Instruction Type (Write with XIP)






- Instruction 1-2-2; RDDI

Figure 38 : Timing Description of 1-2-2 Instruction Type (Read with XIP)



- Instruction 1-2-2; WDIO


Figure 39 : Timing Description of 1-2-2 Instruction Type (Write with XIP)






- Instruction 1-1-4; RDQO

Figure 40 : Timing Description of 1-1-4 Instruction Type (Read with XIP)



- Instruction 1-1-4; WQDI


Figure 41: Timing Description of 1-1-4 Instruction Type (Write with XIP)






- Instruction 1-4-4; RDQI

Figure 42: Timing Description of 1-4-4 Instruction Type (Read with XIP)



- Instruction 1-4-4; WQIO

Figure 43: Timing Description of 1-4-4 Instruction Type (Write with XIP)






Single SPI - DDR (Command-Address-Data)


- Instruction 1-1-1; DRFR

Figure 44: Timing Description of 1-1-1 DDR Instruction Type (Read with XIP)



- Instruction 1-1-1; DRFW


Figure 45: Timing Description of 1-1-1 DDR Instruction Type (Write with XIP)






- Instruction 1-1-2; DRDO

Figure 46: Timing Description of 1-1-2 DDR Instruction Type (Read with XIP)



- Instruction 1-1-2; DWUI


Figure 47 : Timing Description of 1-1-2 DDR Instruction Type (Write with XIP)






- Instruction 1-2-2; DRDI

Figure 48: Timing Description of 1-2-2 DDR Instruction Type (Read with XIP)



- Instruction 1-2-2; DWIO


Figure 49: Timing Description of 1-2-2 DDR Instruction Type (Write with XIP)






- Instruction 1-1-4; DRQO

Figure 50 : Timing Description of 1-1-4 DDR Instruction Type (Read with XIP)



- Instruction 1-1-4; DWQI


Figure 51: Timing Description of 1-1-4 DDR Instruction Type (Write with XIP)






- Instruction 1-4-4; DRQI

Figure 52 : Timing Description of 1-4-4 DDR Instruction Type (Read with XIP)



- Instruction 1-4-4; DWQO

Figure 53: Timing Description of 1-4-4 DDR Instruction Type (Write with XIP)






Dual SPI – SDR (Command-Address-Data)


- Instruction 2-0-0; NOOP, WREN, WRDI, QPIE, SPIE, DPDE, DPDX, SRTE, SRST

Figure 54: Timing Description of 2-0-0 Instruction Type




- Instruction 2-0-2; RDSR, RDC1, RDC2, RDC3, RDC4, RDCX, RDID, RUID, RDSN, RDAP

Figure 55: Timing Description of 2-0-2 Instruction Type (Read)



- Instruction 2-0-2; WRSR, WRCX, WRSN, WRAP


Figure 56: Timing Description of 2-0-2 Instruction Type (Write)






- Instruction 2-2-2; RDAR

Figure 57 : Timing Description of 2-2-2 Any Register Instruction Type (Read)



- Instruction 2-2-2; WRAR


Figure 58 : Timing Description of 2-2-2 Any Register Instruction Type (Write)






- Instruction 2-2-2; RDFT

Figure 59: Timing Description of 2-2-2 Instruction Type (Read with XIP)



- Instruction 2-2-2; WRFT

Figure 60: Timing Description of 2-2-2 Instruction Type (Write with XIP)






Dual SPI - DDR (Command-Address-Data)


- Instruction 2-2-2; DRFR

Figure 61: Timing Description of 2-2-2 DDR Instruction Type (Read with XIP)



- Instruction 2-2-2; DRFW

Figure 62: Timing Description of 2-2-2 DDR Instruction Type (Write with XIP)






Quad SPI – SDR (Command-Address-Data)


- Instruction 4-0-0; NOOP, WREN, WRDI, DPIE, SPIE, DPDE, DPDX, SRTE, SRST

Figure 63: Timing Description of 4-0-0 Instruction Type



- Instruction 4-0-4; RDSR, RDC1, RDC2, RDC3, RDC4, RDCX, RDID, RUID, RDSN, RDAP


Figure 64: Timing Description of 4-0-4 Instruction Type (Read)





- Instruction 4-0-4; WRSR, WRCX, WRSN, WRAP


Figure 65: Timing Description of 4-0-4 Instruction Type (Write)






- Instruction 4-4-4; RDAR

Figure 66: Timing Description of 4-4-4 Any Register Instruction Type (Read)



- Instruction 4-4-4; WRAR


Figure 67: Timing Description of 4-4-4 Any Register Instruction Type (Write)






- Instruction 4-4-4; RDFT

Figure 68: Timing Description of 4-4-4 Instruction Type (Read with XIP)



- Instruction 4-4-4; WRFT

Figure 69: Timing Description of 4-4-4 Instruction Type (Write with XIP)






Quad SPI - DDR (Command-Address-Data)


- Instruction 4-4-4; DRFR

Figure 70 : Timing Description of 4-4-4 DDR Instruction Type (Read with XIP)




- Instruction 4-4-4; DRFW

Figure 71: Timing Description of 4-4-4 DDR Instruction Type (Write with XIP)





Part Numbering System





Ordering Part Numbers

Table 42: Ordering Part Numbers – 3.3V Device

| Temperature Grade | Operating Temperature | Package | Shipping Container | Ordering Part Number | |
|----------------------|--------------------------|--------------|--------------------|----------------------------------|----------------------------------|
| | | 8pad | Tray | S3A(10/20/40/80/16)04V0M-JC1A000 | |
| Commercial | 0° to 70° | WSON | Tape and Reel | S3A(10/20/40/80/16)04V0M-JC1AT00 | |
| Commercial 0° to 70 | 0 10 70 | 8pin SOIC | Tray | S3A(10/20/40/80/16)04V0M-AC1A000 | |
| | | | Tape and Reel | S3A(10/20/40/80/16)04V0M-AC1AT00 | |
| | Industrial -40° to 85° | | 8pin | Tray | S3A(10/20/40/80/16)04V0M-JI1A000 |
| Industrial | | WSON | Tape and Reel | S3A(10/20/40/80/16)04V0M-JI1AT00 | |
| mausmai | | -40° to 85° | 8pad | Tray | S3A(10/20/40/80/16)04V0M-AI1A000 |
| | | SOIC | Tape and Reel | S3A(10/20/40/80/16)04V0M-AI1AT00 | |

Table 43 : Ordering Part Numbers - 1.8V : Device


| Temperature Grade | Operating Temperature | Package | Shipping Container | Ordering Part Number | | |
|------------------------|--------------------------|---------|--------------------|----------------------------------|------|----------------------------------|
| | | 8pad | Tray | S3A(10/20/40/80/16)04R0M-JC1A000 | | |
| Commercial | 0° to 70° | WSON | Tape and Reel | S3A(10/20/40/80/16)04R0M-JC1AT00 | | |
| Commercial 0 to 7 | 0 10 70 | 8pin | Tray | S3A(10/20/40/80/16)04R0M-AC1A000 | | |
| | | SOIC | Tape and Reel | S3A(10/20/40/80/16)04R0M-AC1AT00 | | |
| | | | | 8pin | Tray | S3A(10/20/40/80/16)04R0M-JI1A000 |
| Industrial -40° to 85° | 40° to 05° | WSON | Tape and Reel | S3A(10/20/40/80/16)04R0M-JI1AT00 | | |
| | -40*10 85 | 8pad | Tray | S3A(10/20/40/80/16)04R0M-AI1A000 | | |
| | | SOIC | Tape and Reel | S3A(10/20/40/80/16)04R0M-AI1AT00 | | |




Package Dimension

8-contact WSON 6x5mm


TOP VIEW



SIDE VIEW



BOTTOM VIEW



NOTE.


- These dimensions do not include MOLD protursion.
- 2. The exposed pad size must not violate the minimum metal separation requerement (A)
- This PKG has exposed metal pad underneath the package, it can't contact to metal trace or pad on board.




Package Dimension

8-pin SOIC - 150mil


TOP VIEW



SIDE VIEW #1



SIDE VIEW #2



NOTE:

- 1. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSION.
- 2. () IS REFERENCE.